Passive Synthesis of SPICE-Compatible, Optimal, Dispersive Transmission-Line Models for High-Speed Interconnects
نویسندگان
چکیده
A methodology is proposed and demonstrated for the direct passive synthesis of SPICE-compatible models of multi-conductor interconnect structures. The algorithm is based on a PadéChebyshev approximation of the frequency-dependent input impedance matrix of the passive interconnect system. Given the bandwidth of simulation, the length of the interconnect system, and its per-unit-length, frequency-dependent resistance, inductance, capacitance and conductance matrices, the proposed algorithm synthesizes a compact, multi-port, dispersive, SPICEcompatible model for the interconnect. The synthesized circuit is formed as the concatenation of a number of non-uniform segments and is “optimal” in the sense that highly-accurate responses can be obtained with a number of segments per minimum wavelength barely exceeding the Nyquist limit of 2. Moreover, the passivity of the generated SPICE-compatible multi-port models is guaranteed through the use of passive equivalent circuits for the representation of the frequencydependent, per-unit-length series impedance and shunt admittance matrices of the interconnect.
منابع مشابه
CAD-Oriented Equivalent-Circuit Modeling of On-Chip Interconnects on Lossy Silicon Substrate
A new, comprehensive CAD-oriented modeling methodology for single and coupled interconnects on an Si–SiO2 substrate is presented. The modeling technique uses a modified quasi-static spectral domain electromagnetic analysis which takes into account the skin effect in the semiconducting substrate. equivalent-circuit models with only ideal lumped elements, representing the broadband characteristic...
متن کاملDelay extraction-based passive macromodeling techniques for transmission line type interconnects characterized by tabulated multiport data
This paper introduces a novel algorithm for delay extraction-based passive macromodeling of multiconductor transmission line type interconnects characterized by multiport (Y, Z, S, or H) tabulated parameters. The algorithm determines a unique logarithm of the H parameters, which is then approximated using a low-order rational function. Subsequently, the DEPACT (delay extractionbased passive com...
متن کاملAccurate Analytical Delay Models for VLSI Interconnects
Elmore delay has been widely used to estimate the interconnect delays in the performance-driven synthesis and layout of VLSI routing topologies. For typical RLC interconnections, Elmore delay can deviate signiicantly (by up to 33% or more) from SPICE-computed delay, since it is independent of inductance. We develop an analytical delay model to incorporate inductance eeects into the delay estima...
متن کاملSpice Compatible Model for Multiple Coupled Nonuniform Transmission Lines Application in Transient Analysis of VLSI Circuits
An SPICE compatible model for multiple coupled nonuniform lossless transmission lines (TL's) is presented. The method of the modeling is based on the steplines approximation of the nonuniform TLs and quasi-TEM assumptions. Using steplines approximation the system of coupled nonuniform TLs is subdivided into arbitrary large number of coupled uniform lines (steplines) with different characteristi...
متن کاملModeling and Simulation of High Speed Digital Circuits and Interconnects
Careful design, modeling and simulation of modern high speed circuits is a vital issue in today’s electronic industry. High speed data transfer, and high processing power are accomplished if the circuit of the high speed net was modeled and designed properly. We present the main modeling techniques for both high speed circuits and interconnects used in industry nowadays. A modeling example of a...
متن کامل